A spread spectrum communication system for direct sequence transmission of digital information having a modulation format which is particularly suitable for indoor communication within residential, office and industrial structures. The modulation format combines BPSK or MSK spreading with FM carrier modulation by data bits and a carrier frequency shift whose magni tude is related to both a chip rate and a spreading se quence length. The carrier, chip clock and data clock are all synchronous and the sequence length is an inte gral submultiple of the bit length. The system reduces the frequency error between the transmitter chip clock and the receiver chip clock to permit the elimination of a code phase tracking loop in the receiver to reduce the receiver complexity. The receiver has an extended dy namic range which makes possible the reception of very strong signal without an automatic gain control loop (AGC) as well as reducing the time needed for code phase acquisition. The transmission system is highly resistant to CW jamming and short distance multipath 
BPSK or MSK spreading with FM carrier modulation by data bits and a carrier frequency shift whose magni tude is related to both a chip rate and a spreading se quence length. The carrier, chip clock and data clock are all synchronous and the sequence length is an inte gral submultiple of the bit length. The system reduces the frequency error between the transmitter chip clock and the receiver chip clock to permit the elimination of a code phase tracking loop in the receiver to reduce the receiver complexity. The receiver has an extended dy namic range which makes possible the reception of very strong signal without an automatic gain control loop (AGC) as well as reducing the time needed for code phase acquisition. The transmission system is highly resistant to CW jamming and short distance multipath effects.
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SPREAD SPECTRUM COMMUNICATIONS SYSTEM
The present invention relates to a method and appara tus for the transmission of digital data in a spread spec trum communications system. In particular, it relates to a spread spectrum communication system for use in transmitting alarm data within a building or other struc ture which can contain sources of electromagnetic in terference and in which there is a potential for short distance multipath cancellation effects.
Techniques for achieving direct sequence spread spectrum modulation are well known. The most com monly accepted method involves generating a periodi cal, relatively high frequency, repetitive pseudo-noise code (PN code) and effectively mixing the data signal with this PN code using exclusive OR gates or a bal anced mixer. The resulting signal is characterized by very wide bandwidth and very low spectral density.
The direct sequence spread spectrum modulation is particularly attractive for data transmission within a building (compared to narrow band radio frequency carriers) in that the low spectral density characteristic of such signals reduces the tendency for interference with other radio sensitive equipment. Also, spread spec trum techniques have the intrinsic ability to reduce interference between multiply reflected versions of the transmitted signal, since reflections which differ in phase only slightly from the initial signal being decoded result in low signal correlation and consequent suppres sion of such signals. In a similar manner, the same spread spectrum techniques can be used to suppress other jamming signals which may be present in the medium and interfere with the received signal.
It is further well known that communications within buildings or other structures can cause substantial atten uation of the original signal. Consequently, a receiver for such systems must have a wide dynamic range in order to be able to acquire weak signals as well as strong signals, particularly if the communication is to be per formed at randon between a plurality of transmitters and receivers.
Both the jamming and multipath phenomena for di rect sequence spread spectrum techniques have been discussed in papers and textbooks and patent docu ments. However, most of these have restricted the scope of their attention to cases where the jamming signals are introduced deliberately into the medium and intelligently controlled to cause the most harm. This results in the objective being to determine the method most immune to the interference under worst case con ditions. It is has also usually been tacitly assumed that the data mixing with the PN code and modulating the radio frequency carrier should result in a modulated waveform which will not permit demodulation of the data without prior synchronization and correlation to the same PN code used for the original modulation. This results in some restriction being placed on the way the data, PN code and carrier are combined to convey the information, as well as restrictions being placed on the relationship between the data rate and the sequence repetition rate.
The multipath delay is usually considered to be rela tively long. That is, the delay between the original data and the delayed replica is assumed to be much longer than one chip time. The mechanisms devised to deal with this multipath problem are different than those 2 needed to suppress so called 'selective fading' caused by electromagnetic field cancellation which occurs when the original signal and the delayed replica arrive at the receiver in opposite phase. This occurs in the case where the delay is approximately (2*k--1)*wV, where k is an integer and wwl is the carrier wavelength where both the original and the replica have approximately the same amplitude. However, it has been suggested in the scientific literature that short delays are one of the most important factors to consider for indoor communica tions.
The above-delineated restrictions are a natural conse quence of the major original applications of spread spectrum communications, that is, military applications in generally hostile communications environment in which jammers are intelligent and active and communi cation is attempted over distances much larger than building interiors. Furthermore, in these cases, a major concern is a need to hide or at least provide a low prob ability of detection of the attempted communication by enemy eavesdroppers.
Only recently has the Federal Communications Com mission (FCC) permitted the utilization of spread spec trum communications techniques for commercial appli cations. The FCC has now permitted such operations in three separate frequency bands. Thus, there is a need for a spread spectrum communications system which ad dresses the needs of commercial applications and which are not restricted by the needs of military applications.
SUMMARY OF THE INVENTION
It is the general object of the present invention to provide an improved method and apparatus for trans mitting spread spectrum signals.
Another object of the invention is to provide a method and apparatus for transmitting spread spectrum signals which has jamming rejection substantially better than expected for a given spreading sequence length. A further object of the invention is to provide a method and apparatus for transmitting spread spectrum signals in which short distance multipath cancellation of the type encountered in residential and office buildings is eliminated or substantially reduced.
Yet another object of the present invention is to pro vide a method and apparatus for transmitting spread spectrum signals in which there is a reduction of the frequency error between the transmitter chip clock and the receiver chip clock, which permits the elimination of a code phase tracking loop in the receiver, which in turn substantially reduces receiver complexity.
A further object of the present invention is to provide a method and apparatus for transmission of spread spec trum signals in which there is an extension of the dy namic range of the receiver which makes possible the reception of very strong signals without an automatic gain control loop (AGC) while at the same time reduc ing the time needed for code phase acquisition.
Another object of the present invention is to provide a method and apparatus for transmitting spread spec trum signals that provide the receiver with immunity from interference from CW signals generated by per sonal computer crystal oscillators or the like.
Another object of the invention is to provide a method and apparatus for transmitting spread spectrum signals in which data, chip clock and carrier are syn chronous.
A further object of the present invention is to provide a method and apparatus for transmitting spread spec 5,121,407 3 trum signals in which the bit period length (Tb) is N (where N is an integer greater than 1) times longer than the pseudo noise (PN) sequence period (Ts) which re sults in a modified spectrum of the spread signal and consequently the spectrum of the jammer being spread by the receiver's despreading mixture.
Yet another object of the present invention is to pro vide a method and apparatus for transmitting spread spectrum signals in which the transmitter center fre quency is frequency modulated at a data rate with a low deviation and in addition is frequency shifted at a lower rate by a large increment relative to the chip rate and sequence length and in which the same data packet consisting of a preamble and data is repeated after each frequency shift.
A further object of the present invention is to provide a method and apparatus for transmitting spread spec trum signals in which the data packet consists of a pre amble and data following the preamble, the preamble being longer than the data and comprising a period in which the carrier is not modulated and the data com prising a period in which data bits modulate the carrier center frequency.
A still further object of the present invention is to provide a method and apparatus for transmitting spread spectrum signals in which the modulated carrier is then spread to the desired transmission bandwidth by apply ing a PN code sequence to a balanced mixer or other device to obtain BPSK spreading.
Yet another object of the invention is to provide a receiver for receiving a spread spectrum signal in which the resultant IF spectral components of a CW jamming waveform present in the RF section of the receiver are separated in frequency by an amount larger than the bandwidth occupied by the desired despread signal.
A still further object of the present invention is to provide a method and apparatus for transmitting a spread spectrum signal in which a single CW jammer can produce at most only one spectral component of the spread jammer present in the passband of the narrow band FM receiver following the despreading mixer.
These and other objects, advantages and features are achieved by a method of transmitting digital data. A high frequency carrier is generated at a first carrier frequency. The frequency of said carrier is modulated by data bits assembled in data packets of predetermined format. Generating a high frequency carrier at said first carrier frequency and shifting the nominal frequency of said carrier by a frequency increment DF to obtain a second carrier frequency, where DF=K * 1/Ts--dF, dF=approximately 1/(2"Ts), K is an integer, and Ts is a pseudo noise (PN) sequence period. Modulating the frequency of said second carrier frequency by data bits assembled in data packets of said predetermined format. The carrier is spread at said first and said second fre quency, during a transmission time, by a predetermined PN sequence having a period Ts related to a bit time Tb, where Tb=N* Ts, N being an integer > 1. This gener ates a spread carrier spectrum comprising many spectral components separated by 1/Ts in which the amplitudes of said components are reduced by the spreading func tion. The resulting components are modulated in the same manner as said carrier prior to spreading. A still further aspect of the invention includes a sys tem for transmitting and receiving digital data. A means generates a high frequency carrier at a first carrier fre quency. A means modulates the frequency of said car rier by data bits assembled in data packets of predeter mined format. A means shifts the nominal frequency of said carrier by a frequency increment DF to obtain a second carrier frequency, where DF=K * 1/Ts--dF, dF = approximately 1/(2"Ts), K is an integer, and Ts is a pseudo noise (PN) sequence period. A means spreads said carrier at said first and said second frequency, dur ing a transmission time, by a predetermined PN se quence having a period Ts related to a bit time Tb where Tb N* Ts, N being an integer > 1. This gener ates a spread carrier spectrum comprising many spectral components separated by 1/Ts. The amplitudes of the components are reduced by the spreading function. Each of the components are modulated in the same manner as said carrier prior to spreading, and do not overlap. A means receives &:he transmitted data. A means multiplies said transmitted spread carrier in a receiver by a locally generated predetermined PN se quence and a local oscillator frequency for collapsing the bandwidth of the received spread carrier when the local PN sequence phase is in agreement with the se quence phase imposed on the received spread carrier.
A transmitter has a phase-lock loop for generating a carrier signal at a first frequency. The phase-lock loop includes a voltage controlled oscillator having an out put coupled to a frequency divider and an input coupled to an output of a phase detector. The phase detector has one input coupled to the output of the divider and a 5,121,407 5 second input coupled to an output of a reference oscilla tor. Frequency shift means generates a second carrier frequency offset from said first carrier frequency. The frequency divider consists of a dual modulus prescaler.
A receiver has a phase-lock loop for receiving a car rier signal at a first frequency. The phase-lock loop includes a voltage controlled oscillator having an out put coupled to a frequency divider and an input coupled to an output of a phase detector. The phase detector has one input coupled to the output of the divider and a second input coupled to an output of a reference oscilla tor. Means receives a second carrier frequency offset from said first carrier frequency. The frequency divider consisting of a dual modulus prescaler. The circuitry above described in connection with phase lock loop 113 is well known to those skilled in the art and not need be described in detail. The operation of the circuitry to produce a narrow band FM modulated carrier is also well known and need not be discussed in detail here. The carrier signal produced by the phase lock loop 113 is shown in FIG.2e and will be described below in connection with that figure.
In one embodiment the phase detector 120 may be a 2 input exclusive OR gate having lines 121 and 123 coupled to the inputs and an output coupled through loop filter 118 to the control input of VCO 110. Divider 122 may be a dual modulus prescaler integrated circuit such as a Fujitsu MB501. Such dual modulus prescalers provide two selectable divide-by-ratios and are com monly utilized as part of the divider in a PLL circuit in order to preserve the channel spacing. Typically the dual modulus prescaler precedes fully programmable divider circuits to produce a divider capable of operat ing at VHF and UHF frequencies. The divider 122 of the present invention can comprise only the dual modu lus prescaler to provide a considerable cost saving.
The output of the phase lock loop on line 111 is cou pled to multiplier 112 which receives a pseudo noise sequence (PN sequence) signal on line 147 from PN sequence generator 132. Multiplier 112 serves as a spread spectrum modulator for modulating the narrow band FM modulated carrier generated by PLL 113 to produce a spread spectrum signal on line 117. The spread spectrum signal on line 117 supplies the input of radio frequency amplifier 114 which generates an am plified signal. The amplified signal is transmitted to the In a preferred embodiment, the PN sequence generator produces a cyclic signal which is a pseudo noise sequence (PN sequence) of period Ts which is supplied to mixer 112 via line 147. In addition, it pro duces clock pulses on line 135 at the beginning of each sequence. The data clock signal is produced by dividing the clock pulses by a modulo N counter 133 which is then coupled to control unit 134 via line 135. This re sults in N sequences being generated during one bit and the bits being synchronous with the sequence period. In a preferred embodiment, N is equal to 4 so that 4 se quences are produced during one bit. The data clock and its relationship to the clock pulses and the PN se Control unit 134 also generates a power control sig nal on line 146. In one state, the power control signal disconnects the power from most of the transmitter circuitry to conserve power and to assure that the car rier is transmitted only during two predetermined time periods T1 and T2. This reduces the potential for inter ference when a plurality of transmitters are used in a system. Accordingly, the power control signal is ap plied to a means (not shown), such as an electronic switch in order to control the application of power to the transmitter circuitry. This signal 202 is applied to the electronic switch de scribed above to apply power to the remaining portions of the transmitter during the ON periods. It should be noted that the signals shown in FIGS. 2b-2e are unde fined when the transmitter is in the OFF state following T2 or preceding T1.
The time Tg between periods T1 and T2 can be set to zero or in a preferred embodiment it can be a randomly assigned value, which is much larger than T1 or T2. This reduces the probability of losing a packet of data caused by the simultaneous transmission of more than one transmitter, which may occur in an alarm system where a plurality of transmitters are utilized and such transmitters transmit at random.
The preferred format of the data signal is shown in FIG.2b . The data signal consists of a CW period during which time the signal is set to its nominal value and a data period during which the signal varies according to the data bits of the message. The data bits are preceded by preamble bits and followed by cyclic redundancy check (CRC) bits for message validation. Notice that the edges of the data bit transitions on signal 204 are rounded as shown at 206 and 208 by the data filter 136 in order to be more appropriate for modulating the transmitter without creating many harmonic frequen cies. The generation of these harmonics would be detri mental in a system where many transmitters are utilized.
The frequency of the reference oscillator 124 during the CW period is the nominal frequency Fr. During the data period, the frequency of the oscillator is deviated in accordance with the data bits to plus and minus a frequency fraev as shown for signal 212 at 214 and 216 in FIG. 2d . After the data packet has been transmitted a first time, the control unit 134 generates a divider con trol signal 210 on line 138. This signal is coupled to divider 122 by line 143. The signal 210 is utilized to change the divisor of divider 122 from M to M-1. In addition, the signal is coupled via line 138 to the second input of summation amplifier 130 where it is summed along with the output of data shaping filter 136 on line 140. The addition of the signal 210 in amplifier 130 changes the operating point of varactor diode 128. As shown in FIG. 2d, 2e, the data for the first data packet has a carrier fre quency of MFr whereas the data for the second data packet has a frequency of (M-1) (Fr--df) or Fr (M-1)"df higher than the frequency of the carrier for the first data packet. As stated previously, the transmis sion of the data twice on two separate frequencies dif 5,121,407 9 fering by odd multiples of N/2*Ts causes no CW jam ming signal spectral components being present in the receiver pass band to corrupt the message on at least one of the two frequencies to guarantee that the mes sage will be properly received. This requires that the loop bandwidth of the PLL is wide enough to accom modate the frequency shifts of the reference oscillator resulting from nodulation by the Umod signal. FIGS. 4c and 4d it can be seen that the spectral lines are disjoint, that is, they are offset one from the other by (M-1)df. The M--factor is the result of changing the divisor of divider 122 (FIG. 1) . The df factor is the result of changing the operating point of the varactor diode 128 by applying the divider control signal on line 138 to the second input of summation amplifier 130 (FIG. 1) . This frequency, offset by one-half the spectral line frequency interval, in the example shown, helps in re jecting interfering signals. Offsets of other than one-half the spectral line frequency interval can be chosen. As suming a CW interference signal, the interference signal will be subjected to the same PN sequence in the re ceiver as the desired signal and will thus be converted into a spread spectrum signal. One of the spectral lines produced by this created spread spectrum signal might be within the receiver passband and interfere with the reception of the desired signal. By choosing df appro priately, the total spectrum is shifted so that the spectral line placement during time T2 is approximately cen tered between the lines of the spectrum occupied during time T1. This guarantees interference free reception during time T1 or T2. This is further explained below in connection with FIGS. 7 and 9.
It should be noted that, for the embodiment shown in  FIG. 1 , the divider 131 has a ratio P equal to 2, and therefore Fr is equal to 2*Fc, where Fc is the chip rate of PN sequence generator. As is well known to those skilled in the art, in spread spectrum systems, each bit time is subdivided into a plurality of "chips' which determine the bandwidth of the communications chan nel. The greater the number of "chips' per bit, the greater the bandwidth utilized but the greater the ampli tude of the interfering signal has to be to be effective. That is, the amount of immunity from jamming is pro portional to the sequence length and the ratio between the chip time (1/chip rate) and the bit time (Tb).
Referring to FIG. 5, a receiver 500 designed to take advantage of the spectral characteristics of the above described transmitted signal is shown. The receiver comprises an antenna 548 coupled to a RF amplifier 550 by line 502. The output of RF amplifier 550 is coupled via line 504 to a mixer 552 the output of which is cou pled via line 506 to a narrow band FM receiver 554. Narrow band FM receiver comprises a band pass filter 553 receiving the output of mixer 552 via line 506. The output of band pass filter 553 is coupled via line 555 to a first limiter 557. The output of the first limiter 557 is coupled via line 559 to a second band pass filter 564 the output of which is coupled via line 565 to a second limiter 567. The output of the first and second limiters are also coupled via line 563 and 575, respectively, to a receiver signal strength indicator amplifier 569. The output of the second limiter on line 571 is coupled to a frequency discriminator 573. The output of the fre quency discriminator on line 528 is coupled to amplifier 582 the output of which is coupled via line 530 to inte grate and dump filter 576. The output of receiver signal strength indicator amplifier 569 is coupled via line 532 to amplifier 580. The output of amplifier 580 on line 534 is coupled to integrate and dump filter 578. The outputs of integrate and dump filters 576 and 578 are coupled via lines 536 and 538 to A/D converters 574 and 572, respectively. The outputs of A/D converters 574 and 572 are coupled respectively by lines 540 and 542 to microprocessor 570. Microprocessor 570 generates a signal on line 543 &:o activate the automatic frequency control (AFC) by closing switch 569 to connect line 526 to line 522. Line 522 is an input to summation amplifier 568. The microprocessor also produces a frequency shift signal on line 524 which is a second input to sum mation amplifier 568. The output of summation ampli fier 568 on line 520 is applied to varactor diode 566 in order to control the frequency of reference oscillator 562. The nominal frequency of reference oscillator 562 is controlled by crystal 564. The reference oscillator outputs a frequency of Fr or Fr+df on lines 545 and 578. Line 545 is an input to local oscillator synthesizer 558 and line 578 is an input to divider 561. Divider 561 divides the frequency of the reference oscillator by a value P, which is identical to that utilized in the trans mitter. The output of divider 561 on line 516 is the PN 5,121,407 11 sequence generator clock which is input into the re ceiver PN sequence generator 560. Receiver PN se. quence generator 560 also has an input on line 546 which are signals generated by microprocessor 570 to control the phase of the PN sequence generator. The local oscillator synthesizer 558 is coupled via line 512 to the microprocessor 570 to receive synthesizer control signals. The output of the local oscillator synthesizer at a frequency Flo is applied via line 510 to the input of multiplier (mixer) 556. A second input to multiplier 556 is the output of the receiver PN sequence generator 560 on line 514. The output of multiplier 556 is a spread local oscillator signal on line 508 which is applied as an input to mixer 552. Microprocessor 570 is coupled via interface lines 544 to displays and controls for the sys tem (not shown).
The operation of the receiver will now be described in connection with FIG. 5. The signal received from the antenna 548 is coupled via line 502 to RF amplifier 550 in which it is amplified and applied to mixer 552 via line 504. This signal is multiplied by the spread local oscilla tor signal containing the locally generated PN sequence in multiplier 552. The PN sequence utilized is identical to the one utilized by the transmitter to spread the signal before transmission. When the phase of the PN se quence generated by the receiver PN sequence genera tor 560 is aligned with a phase of the sequence which is modulating the received signal, the received signal col lapses to a narrow band FM modulated signal (reconsti tuted carrier centered at the IF frequency) which can be amplified and demodulated by the narrow band FM receiver 554. The phase of the PN sequence is con trolled by the phase control signals generated by micro processor 570 and applied to the receiver PN sequence generator 560 via line 546. The microprocessor adjusts the phase of the receiver PN sequence generator 560 to obtain the maximum carrier power at the output of the limiting amplifiers of the narrow band FM receiver 554.
In a preferred embodiment of the receiver, the micro processor 570 first scans all possible code phases and determines the corresponding carrier powers. The car rier power is determined through the receiver signal strength indicator which produces a signal indicative cf the carrier power. This signal is coupled via line 532 to amplifier 580. The signal is amplified and applied to integrate and dump filter 578, the output of which is converted by the A/D converter 572 into a digital sig nal which is applied via line 542 to an input of micro processor 570.
The receiver utilizes a sliding correlator as is well known in the art. It is assumed that the first sequence is being transmitted. The power of the incoming wave form is determined for one sequence and this value is stored in the microprocessor 570. The microprocessor then changes the phase of the generated PN sequence by one chip and repeats the process. This is repeated for all possible sequence phases (equal to the number of chips per sequence). The microprocessor then chooses the phase corresponding to the strongest carrier power. Optionally, the microprocessor can move the phasechip to maximize the output for the exact phase.
The microprocessor 570 determines the optimum value of the PN generator phase in accordance with a the above described algorithm and then sets the phase of the PN generator via a signal on line 546. At this time, the microprocessor generates a signal on line 543 which closes switch 569 to activate the AFC circuit.
The AFC circuit adjusts the frequency of the reference oscillator 562 to obtain a despread signal whose nominal frequency is ideally the IF frequency Fif on line 506. That is, once the PN sequence generators in the re ceiver and transmitter are in phase, the carrier fre quency produced at the output of mixer 552 may not be exactly aligned with the IF frequency of the narrow band FM receiver. The AFC circuit is utilized to align the receiver frequency with the transmitted frequency so that the resultant frequency at the mixer output is the chosen IF frequency, in a known manner. The AFC circuit is disabled until the microprocessor recognizes a valid signal.
The frequency of the local oscillator synthesizer 558 and the PN sequence generator clock on line 516 are both derived from the same reference frequency oscilla tor 562, having a nominal frequency of Fr. Therefore, the clock frequency of the receiver PN sequence gener ator 560 approaches the clock frequency of the trans mitter PN sequence generator 132 at the end of AFC acquisition process when the signal on line 506 ap proaches the nominal value Fif. If the transmission time T1 or T2 is appropriately chosen to be short enough, the drift of the receiver and transmitter will be small. This eliminates the need for tracking circuitry to insure that the phase of the receiver PN sequence generator is maintained with respect to the phase of the received signal for the duration of the transmission time, which substantially reduces the complexity of the receiver without significant impact on the receiver's perfor alC62.
In order to accommodate the signals at both transmit ter frequencies, the frequency of the local oscillator synthesizer 558 is switched periodically between two frequencies F101 which is equal to Ftx1-Fif and a fre quency F102 which is equal to a frequency Ftx2-Fif where Ftx1 is equal M"Fr and Ftx2 is equal to (M+1)* (Fr-df) . The term df is the transmitter increment of the reference oscillator 124 in the transmitter. The proces sor obtains this value in two steps. First, the processor changes the nominal value of the reference oscillator 562 by applying a frequency shift signal on line 524 input to summation amplifier 568. This changes the voltage on the varactor diode 566 by an amount needed to change the frequency from Fr to Fr-df. Second the microprocessor 570 controls the frequency of the syn thesizer 558 via the synthesizer control signal on line 512 to obtain the proper value for F10. The rate of the switching of the transmission periods T1 and T2 are chosen so that the PN code acquisition can be obtained on both frequencies under the worst timing conditions. The sliding correlator requires enough time to examine each chip phase for each possible chip sequence. This requires a time equal to the square of the number of chips times the chip time. For example, if we utilized 32 chips per sequence, the minimum time required would be (32)2Tc. In a preferred configuration, the CW period during time T1 and time T2 should be approximately 6"L"Tb"Dc where L is the sequence length, Tb is the bit time and Dc is a designer choice constant which is usually 1 or 2. The receiver dwell time Td on one fre quency has in the preferred embodiment a time of 2"L"Tb"Dc. The receiver frequency shift signal, the frequency of the reference oscillator and the frequency of the local oscillator are shown in FIG, 6. FIG. 6a represents the frequency shift signal generated by mi croprocessor 570 and input to summation amplifier 568 via line 524. The time Td is the receiver dwell time in the search node, which has been described above. Dur 5,121,407 13 ing time T the reference oscillator output shown in FIG. 6b is at a frequency Fr. During a time T" the frequency of the reference oscillator is at a frequency Fr-df. The frequency of the local oscillator synthe sizer is shown in FIG. 6c . During the time T' it is at frequency of Ftx1-Fif and during the period T' it is at a frequency Ftx2-Fif.
Upon PN code acquisition the signal on line 506 (FIG. 5) consists of the despread, narrow band FM modulated signal and potentially a spread jamming signal whose spectral components are spaced by 1/Ts, where Ts is the spreading sequence period. The exact placement of the spectral components of the spread jamming signal with respect to the desired signal is determined by the jamming frequency prior to spread Ing. FIGS. 7a and 7b show the spectrum of the signal received at the receiver antenna during time T1 and T2 with a jamming signal present in the spectrum. The CW signal is passed through a mixer of a spread spec trum receiver, it is acted on similarly to the signal pass ing through multiplier 112 of the transmitter (FIG. 1) . That is, the signal is spread by the PN sequence This produces the spectrum shown in FIGS. 7c-7f. In FIG. 7c, reference numeral 720 represents the jammer enve lope after the mixer 552 during the time T. Reference numeral 722 represents the peak power of the jammer signal in db as P-10LogL and 724 represents the power Pi. In FIG. 7d, 730 represents the jammer envelope after the mixer 552 during the time T". Reference numeral 732 represents the power P," and reference numeral 734 is the power P-10LogL. The jamming signal envelope, during the time T1, is centered around the frequency F-Flo' where Flo" is the local oscillator frequency during time T1, which is above the Fif by approximately F-Ftx1, where Fis the jammer frequency and Ftx1 is the center frequency of the signal transmitted at time T1. Similarly, the jam ming signal envelope during the time T2 is centered around F-Flo" where Flo" is the local oscillator fre quency at timeT2, which is below Fif by approximately Ftx2-Fi, where Ftx2 is the center frequency of the signal transmitted at time T2. This is due to the frequency conversion in the mixer 552 based on changing the frequency of the local oscillator. Because of the (sin x/x)2 shape of the envelope, the power level at P."
(which is in the second lobe) is approximately 10 dB lower than the power level at P, where P, and Pi" are the jamming signal spectral component power level translated to the IF frequency during times T1 and T2, respectively.
The drawings illustrate that if the despread signal spectrum is narrow enough so that the receiver band width is less than 1/(2Ts) and the frequency difference between Ftx1 and Ftx2 is equal to Fr plus approxi mately 1/(2Ts) then at least one reception, that is, Ftxi or Ftx2, is not corrupted by the jamming signal interfer ence. This is because a narrow-bandwidth receiver filter is effectively between the spectral lines of the spectrum jamming signal. Furthermore, the jamming spectral lines are down by the spreading factor plus an addi tional factor related to the spread jamming signals (sin x/x)2 spectral envelope. This can be seen in FIGS. 7e and 7f at P; which is in the passband whereas P," is not.
As a result, the frequency shift technique is effective in suppressing the non-intentional CW jamming signals, such as those created by computers, terminals, and other devices employing crystal based or other fre quency determining elements as part of clock timing circuits. Some gain is also obtained in the suppression of narrow band as well as wide band modulated jamming signals due to the spreading factor and result in the (sin x/x)2 envelope of the spread jamming signal caused by the correlating mixer.
The frequency shift technique described above is also an effective means of suppressing short delay multipath signals frequently encountered when a high frequency carrier is used to communicate inside of buildings. The present invention provides good results for both long delay and, more importantly, for short delay multipath effects in a spread spectrum communication system in which the delays are much shorter than the chip time. where TDei is the delay time between the signals of FIGS. 8b and 8c. In a practical example for a chip rate of 5 million chips per second and a time delay of 20 nanoseconds, the power of the signal shown in FIG. 8d is is 5 times smaller than the power of the original signal. In addition, the spectrum of the resultant signal is much wider, as shown in FIG. 8e and therefore only a part of the total power of the signal can pass through the nar row band receiver filters. In the example discussed above, only one tenth of the energy originally present is available in the detector. Thus, the total loss of power, considering the above-described loss of 80% of the original power, is therefore approximately 50 times or 17 dB as shown at 880. The power at this lobe is PTOT/(T/TDed).
The frequency shift arrangement described above provides for better suppression of the multipath effect because it introduces frequency diversity which changes the phase relationships of the original and time delayed signals. This reduces or eliminates the cancella tion effect shown in FIG. 8d . For a carrier frequency of approximately lGHz, the total loss encountered may be less than 3 dB as opposed to 17 dB in the example above (FIG. 8e) .
Another feature of the receiver is related to the re ception of strong signals above the dynamic range of the receiver signal strength indicator (RSSI). In the case when the signal is very strong and considerably above the noise level, there may be no need to despread the signal before detection. According to FIG. 4 , if the spectrum of each component of the spread spectrum signal is narrow enough (in practice, less than 1/Ts) the data can be recovered directly from any of the spectral components without prior despreading. This permits turning off the local PN generator when a predeter mined signal strength level has been exceeded for a predetermined period of time thus disabling the acquisi tion process. Therefore the evaluation of the RSSI sig nal, which aids the acquisition, is irrelevant. The signal received is so strong that peaks of the spectral lines would be received without despreading. Each spectral lines carries the full modulation; thus allowing the data to be extracted from a single spectral line. This known technique has very practical implications since the RSSI amplifier usually saturates at signal levels which are much smaller than the maximum signal level at which the limiters and the FM discriminator can be expected to function properly. The effective dynamic range of the receiver can be extended in this manner without the necessity for automatic gain control cir cuitry. In addition, the acquisition time can be reduced for all transmitters which are close enough to the re ceiver to produce signals at the receiver antenna which are strong enough to actuate this detection mechanism. This type of a narrow band signal spectrum associated with each of the spectral lines can be obtained by using FIGS. 9c and 9d show the close-in spectra within lines 930. As can be seen these spectra are separated by 111.25 KHz. Comparing FIG. 9d to 9c, While a particular embodiment of the present inven tion has been disclosed herewithin, certain changes and modifications will readily occur to those skilled in the art. For example, those skilled in the art will recognize that the frequencies chosen for the data transmission may differ from each other by odd multiples of L/2 "Ts provided one can accept some of the undesirable jam ming signal being present in the receiver pass band. Thus dF may be an approximation of L/(2"T) where L is an odd integer, although the performance will be degraded. All such changes and modifications can be made without departing from the invention as defined by the appended claims. generates spectral components of the spread carrier that are separated by a frequency interval greater than 2 * IFbw, where Ifbw is the receiver bandwidth after step g).
4. The method according to claim 1, wherein a chip clock producing a signal at a frequency of 1/Ts and the carrier frequency are synchronously derived from one frequency source.
5. The method according to claim 4, wherein the data frequency is synchronously derived from said one fre quency source.
6. The method according to claim 1, wherein K is greater than a sequence length for generating a fre quency shift substantially equal to or greater than a chip frequency of 1/Ts. 7. The method according to claim 1, wherein said predetermined data packet format comprises a preamble period during which said carrier frequency is equal to a nominal frequency and a data period during which the carrier frequency is modulated by said data bits. 12. The transmitter according to claim 11 wherein M is equal to 64.
13. The transmitter according to claim 11 wherein M is equal to 128.
14. The transmitter according to claim 9 wherein said frequency shift means generates said second carrier at a frequency shift from said first carrier frequency equal to or greater than a chip frequency of 1/Ts.
15. The transmitter according to claim 9 wherein said transmitter further includes means for deriving chip frequency of 1/Ts and said first carrier frequency from a single reference frequency source.
16. The apparatus according to claim 9 wherein said transmitter further includes means for deriving chip frequency of 1/Ts, said first carrier frequency and a data clock frequency from a single reference frequency SOC. 17. The transmitter according to claim 9 wherein said transmitter further includes means for generating said formatted data packet for modulating said carrier fre quency, said data packet comprising a preamble period during which the carrier frequency is equal to a nominal value and data period during which the carrier fre quency is deviated according to the corresponding data bit values. h) means coupled to said receiving means for alter nately receiving a radio signal on one of two prese lected frequencies; and i) frequency switch means coupled to said means for alternately receiving for switching the received frequency between a first and a second of said preselected frequencies at predetermined time in tervals.
28. The system according to claim 27, wherein said means for spreading said carrier generates spectral com ponents of the spread carrier that are separated by a frequency interval greater than 2 * IFbw, where IFbw is the receiver bandwidth after said multiplying means.
29. The system according to claim 26, wherein a chip clock producing a signal at a frequency of 1/Ts and the carrier frequency are synchronously derived from, one frequency source.
30. The system according to claim 29, wherein the data frequency is synchronously derived from said one frequency source.
31. The system according to claim 26, wherein K is greater than a sequence length for generating a fre quency shift substantially equal to or greater than a chip frequency of 1/Ts. 32. The system according to claim 26, wherein said predetermined data packet format comprises a preamble period during which said carrier frequency is equal to a nominal frequency and a data period during which the carrier frequency is modulated by said data bits.
33. The system according to claim 26 further com prising means for repeating the transmission of said data.
34. The system according to claim 26 wherein each of said components are modulated in the same manner as said carrier prior to spreading and whereby the result ing modulated component spectra do not overlap.
35. In a spread spectrum transmitter having a phase lock loop for generating a carrier signal at a first fre quency, said phase-lock loop including a voltage con trolled oscillator having an output coupled to a fre quency divider and an input coupled to an output of a phase detector, said phase detector having one input coupled to the output of said divider and a second input coupled to an output of a reference oscillator; frequency shift means for generating a second carrier frequency offset from said first carrier frequency; and means for generating a spread spectrum signal from said first and said second carrier and a spreading signal, the improve ment comprising said frequency driver consisting of a dual modulus prescaler.
36. In a spread spectrum transmitter having a phase lock loop for generating a carrier signal at a first fre quency, said phase-lock loop including a voltage con trolled oscillator having an output coupled to a fre quency divider and an input coupled to an output of a phase detector, said phase detector having one input 
